(China (Mainland))
Product Summary
The ISPLSI2032A-110LJ44 is a High Density Programmable Logic Device. The ISPLSI2032A-110LJ44 contains 32 Registers, 32 Universal I/O pins, two Dedicated Input Pins, three Dedicated Clock Input Pins, one dedicated Global OE input pin and a Global Routing Pool(GRP). The GRP provides complete interconnectivity between all of these elements. The ISPLSI2032A-110LJ44 features 5V insystem programmability and in-system diagnostic capabilities. The ISPLSI2032A-110LJ44 offers nonvolatile reprogrammability of the logic, as well as the interconnect to provide truly reconfigurable systems.
Parametrics
ISPLSI2032A-110LJ44 absolute maximum ratings: (1)Supply Voltage Vcc: -0.5 to +7V; (2)Input Voltage Applied: -2.5 to Vcc+1.0V; (3)Off-State Output Voltage Applied: -2.5 to Vcc+1.0V; (4)Storage Temperature: -65℃ to 150℃; (5)Case Temp. with Power Applied:-55℃ to 125℃; (6)Max. Junction Temp. (TJ) with Power Applied:150℃.
Features
ISPLSI2032A-110LJ44 features: (1)1000 PLD Gates; (2)32 I/O Pin Versions, Two Dedicated Inputs; (3)32 Registers; (4)High Speed Global Interconnect; (5)Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.; (6)Small Logic Block Size for Random Logic; (7)fmax = 180MHz Maximum Operating Frequency; (10)tpd = 5.0ns Propagation Delay; (11)Electrically Erasable and Reprogrammable; (12)Non-Volatile; (13)100% Tested at Time of Manufacture; (14)Unused Product Term Shutdown Saves Power; (15)Increased Manufacturing Yields, Reduced Time-to-Market and Improved Product Quality; (16)Reprogram Soldered Devices for Faster Prototyping; (17)Enhanced Pin Locking Capability; (18)Three Dedicated Clock Input Pins; (19)Synchronous and Asynchronous Clocks; (20)Programmable Output Slew Rate Control; (21)Flexible Pin Placement; (22)Optimized Global Routing Pool Provides Global Interconnectivity.
Diagrams
 |
 ISPL1048E-50LQ. |
Other |
|
Data Sheet |
Negotiable |
|
||||||||
|
ispLSi 1016 |
Other |
|
Data Sheet |
Negotiable |
|
||||||||
|
ispLSI 1016-110LJ |
Lattice |
CPLD - Complex Programmable Logic Devices USE ispMACH 4000V |
Data Sheet |
|
|
||||||||
|
ispLSI 1016-60LJ |
Lattice |
CPLD - Complex Programmable Logic Devices USE ispMACH 4000V |
Data Sheet |
|
|
||||||||
|
ispLSI 1016-60LJI |
Lattice |
CPLD - Complex Programmable Logic Devices USE ispMACH 4000V |
Data Sheet |
|
|
||||||||
|
ispLSI 1016-60LT44 |
Lattice |
CPLD - Complex Programmable Logic Devices USE ispMACH 4000V |
Data Sheet |
|
|
||||||||
