EP20K100FC324-2N

Programmable Logic Device, BGA324, –0.5 to 3.6 V, –25 to 25 mA, MultiCore architecture

Rated 5 Rating 5 | reviews | Write a review

Price:: US $1.00~10.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $1.00~10.00

PartNumber:: EP20K100FC324-2N

Brand:: Altera Corporation - ALTR | Pack: BGA | D/C: 10+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. jasmine's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2011-12-30

From Other Seller

Part Number:EP20K100FC324-2N
US $1.00 - 10.00
EKXG401ELL6R8MJ16S

US $5.00 - 5.00 / Piece
(0) Remove
2DI240A-055

US $70.00 - 100.00 / Piece
(0) Remove
Quantity:

piece

Product Summary

The EP20K100FC324-2N is a PLD, which is designed with the MultiCore architecture. It combines the strengths of LUT-based and productterm-based devices with an enhanced memory structure. LUT-based logic of the EP20K100FC324-2N provides optimized performance and efficiency for data-path, registerintensive, mathematical, or digital signal processing (DSP) designs. The EP20K100FC324-2N incorporates LUT-based logic, product-term-based logic, and memory into one device.

Parametrics

EP20K100FC324-2N absolute maximum ratings: (1)Supply voltage: –0.5 to 3.6 V With respect to ground; (2)DC input voltage: –2.0 to 5.75 V; (3)DC output current, per pin: –25 to 25 mA; (4)Storage temperature No bias: –65 to 150 ℃; (5)Ambient temperature Under bias: –65 to 135 ℃; (6)Junction temperature PQFP, RQFP, TQFP, and BGA packages, under bias: 135 ℃, Ceramic PGA packages, under bias: 150 ℃.

Features

EP20K100FC324-2N features: (1)MultiCore architecture integrating look-up table (LUT) logic, product-term logic, and embedded memory; (2)LUT logic used for register-intensive functions; (3)Embedded system block (ESB) used to implement memory functions, including first-in first-out (FIFO) buffers, dual-port RAM, and content-addressable memory (CAM); (4)ESB implementation of product-term logic used for combinatorial-intensive functions.